Phase Noise and Frequency Stability of the Red-Pitaya Internal PLL

Andrea Carolina Cárdenas Olaya[®], Claudio Eligio Calosso, Jean-Michel Friedt, Salvatore Micalizio[®], and Enrico Rubiola[®], *Member, IEEE*

Abstract—In field-programmable gate array platforms, the main clock is generally a low-cost quartz oscillator whose stability is of the order of 10^{-9} to 10^{-10} in the short term and 10^{-7} to 10^{-8} in the medium term, with the uncertainty of tens of ppm. Better stability is achieved by feeding an external reference into the internal phase-locked loop (PLL). We report the noise characterization of the internal PLL of Red-Pitaya platform, an open-source embedded system architected around the Zynq 7010 System on Chip, with analog-to-digital and digital-to-analog converters. Our experiments show that, providing an external 10-MHz reference, the PLL exhibits a residual frequency stability of 1.2×10^{-12} at 1 s and 1.3×10^{-15} at 4000 s, Allan deviation in 5-Hz bandwidth. These results help to predict the PLL stability as a function of frequency and power of the external reference, and provide guidelines for the design of precision instrumentation, chiefly intended for time and frequency metrology.

Index Terms—Digital electronics, field-programmable gate array (FPGA), frequency stability, phase-locked loop (PLL), phase noise.

I. INTRODUCTION

E MBEDDED platforms are nowadays available, which are capable of processing rapidly sampled signals in real time. Therefore, new methods for time and frequency metrology have been proposed, based on digital systems. These methods take advantage of compactness and reconfigurability, simplify the calibration procedures, and reduce unwanted environmental noise [1]–[5]. Commercial platforms proved to be valuable tools for research and new applications in the time and frequency metrology [6], [7].

Red-Pitaya is a commercial embedded platform that integrates a dual-channel 14-bit 125-MS/s analog-to-digital converter (ADC), a dual-channel 14-bit 125-MS/s digital-toanalog converter (DAC), and a Xilinx Zynq 7010 system-onchip (SoC) in a small form factor. This SoC combines the

Manuscript received September 18, 2018; accepted November 22, 2018. Date of publication November 28, 2018; date of current version February 7, 2019. This work was supported in part by EURAMET and the European Union through the EMRP Program (IND55 Mclocks), in part by Equipex Oscillator IMP and Labex First-TF through the ANR Programme d'Investissement d'Avenir, and in part by Region Bourgogne Franche-Comté. (*Corresponding author: A. C. Cárdenas Olaya.*)

A. C. Cárdenas Olaya, C. E. Calosso, and S. Micalizio are with the Physics Metrology Division, Istituto Nazionale di Ricerca Metrologica, 10135 Turin, Italy (e-mail: c.cardenas@inrim.it).

J.-M. Friedt is with the Department of Time and Frequency, CNRS, ENSMM Site, FEMTO-ST Institute, Université de Bourgogne and Franche-Comté, 25044 Besançon, France.

E. Rubiola is with the Department of Time and Frequency, CNRS, ENSMM Site, FEMTO-ST Institute, Université de Bourgogne and Franche-Comté, 25044 Besançon, France, and also with the Physics Metrology Division, Istituto Nazionale di Ricerca Metrologica, 10135 Turin, Italy.

Digital Object Identifier 10.1109/TUFFC.2018.2883830

Artix-7 field-programmable gate array (FPGA) with a dualcore Cortex-A9 ARM that runs Linux. The entire system, with the exception of the SoC processor, works at 125-MHz clock provided by a local quartz oscillator (CXO BFBC90 from TXC Corporation). The integration of these components makes Red-Pitaya an effective and powerful option for implementing digital instrumentation in different domains [8]–[14].

Referring the input and the system timebase to a common oscillator is generally necessary to achieve the high-frequency resolution required in metrology applications [15]-[18]. In these applications, the accuracy and stability of the Red-Pitaya on-board oscillator are not suitable, and an external reference must to be provided. Low-noise oscillators are available, at the preferred frequencies of 5, 10, and 100 MHz. Since an external frequency synthesizer is expensive and bulky, the FPGA internal phase-locked loop (PLL) embedded in the SoC is an appealing solution. The advantages are evident in terms of reconfigurability, compactness, and cost. However, the available documentation provides no information for low phase noise applications. Different methods for the PLL noise characterization have been proposed. Kroupa [19] studied in depth the noise introduced by the different components of an analog PLL. More recent works present theoretical analysis [20], simulations [21], [22], and experimental results [23], [24] on the PLL noise, mainly at frequency offsets far from the carrier, and intended to provide guidelines for the design of digital PLLs. A further work [25] studied the ultimate limits of White Rabbit, a time distribution system, reporting the noise contribution of the PLLs involved in the generation of the internal clock synchronization signals.

This paper focuses on the residual frequency stability of the PLL embedded into the Red-Pitaya SoC and presents the characterization of the phase noise as a function of the power and the frequency of the external reference. Our analysis enables to predict the noise contribution of the PLL in a wide range of operating conditions.

II. CHARACTERIZATION METHOD

The scheme of the PLL internal to the Zynq 7010 [26] is shown in Fig. 1. The voltage-controlled oscillator (VCO) works between 800 MHz and 1.6 GHz and generates eight output signals each one with an independent counter (indicated in Fig. 1 as O, O', O'', ...). The phase and frequency detector (PFD) provides a signal proportional to the phase and frequency difference between the input (v_i/D) and the feedback signal (v_{vco}/M) . The VCO is then driven by the

0885-3010 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 1. PLL block diagram. Scheme of Xilinx FPGA internal PLL.

voltage generated by the PFD through the charge pump (CP) and the loop filter [23], [27]. Under the lock condition, the output frequency is given by $v_o = (M/DO)v_i$, where the three parameters, M, D, and O, can be configured by the user. The minimum input frequency is fixed by the FPGA specifications and, for this SoC, is 10 MHz.

The phase noise of the PLL $\varphi(t)$ is represented in the frequency domain through its power spectral density (PSD) $S_{\varphi}(f)$. Alternatively, phase noise is expressed as phase-time fluctuations $\mathbf{x}(t)$, i.e., random phase fluctuations converted into time (1) and its corresponding PSD $S_{\mathbf{x}}(f)$

$$\mathbf{x}(t) = \frac{\varphi(t)}{2\pi v_i}.$$
 (1)

A useful model to describe the phase noise is the polynomial law (2), which allows identifying the different noise processes through the coefficients b_j and k_j . The value of m < 0 can be -4 or more negative for oscillators, but it is generally limited to -1 for two-port components

$$S_{\varphi}(f) = \sum_{j=m}^{0} b_j f^j \quad S_{\mathsf{X}}(f) = \sum_{j=m}^{0} k_j f^j.$$
(2)

Here, we consider two main noise sources: voltage noise n(t) of the input threshold and time noise x(t) induced by the delay fluctuations of the logical gates along the propagation path of the PLL [28].

The PSD of n(t) is represented through the polynomial law as

$$S_v(f) = \sum_{j=m}^0 \mathbf{h}_j f^j.$$
(3)

These voltage fluctuations generate time noise related to the input slew rate (SR), $\mathbf{x}(t) = n(t)/SR$, which is expressed in phase noise by using (1). For a sinusoidal input $v_i(t) = V_i \cos(2\pi v_i t)$, the contribution of n(t) is given by $\varphi_n(t) = (n(t)/V_i)$.

The total phase noise at the PLL input is then

$$\varphi(t) = \varphi_n(t) + \varphi_{\mathbf{X}}(t) = \frac{n(t)}{V_i} + 2\pi v_i \mathbf{X}(t).$$
(4)

The noise processes, n(t) and $\mathbf{x}(t)$, are sampled at $2v_i$, in correspondence with the rising and falling zero crossings, leading to a Nyquist bandwidth of v_i . In digital electronics, the analog bandwidth *B* is higher than the maximum v_i ; therefore, the Nyquist theorem is not satisfied in the general case, thereby occurring aliasing. As consequence, the phase white noise floor is degraded by a factor of B/v_i , while the flicker level is unaffected by the sampling process [28].



Fig. 2. Test bench for measuring the residual phase noise of the PLL. The phasemeter (Symmetricom 5125A) accepts different frequencies and rejects the noise of the synthesizer that drives the PLL.

Hence, the phase noise induced by n(t) and $\mathbf{x}(t)$, reported at the PLL output, the point of interest, is stated in the following equations, where the coefficients \mathbf{h}_j and \mathbf{k}_j are the technical parameters of the device:

$$S_{\varphi,n}(f) = \frac{v_o^2}{v_i^2 V_i^2} \left(\frac{Bh_0}{v_i} + \sum_{j=m}^{-1} h_j f^j \right)$$
(5)

$$S_{\varphi,\mathbf{x}}(f) = 4\pi^2 v_o^2 \left(\frac{B\mathbf{k}_0}{v_i} + \sum_{j=m}^{-1} \mathbf{k}_j f^j \right).$$
(6)

Based on this model, the PLL noise $S_{\varphi} = S_{\varphi,n} + S_{\varphi,x}$, in particular, its dependence with respect to the input SR, is studied by changing the input carrier frequency and power.

The proposed method for extracting the PLL noise is shown in Fig. 2 and is based on the 5125A phasemeter from Symmetricom (now Microsemi, Aliso Viejo, CA, USA). It measures the residual phase noise of the PLL by comparing directly the PLL output with the input (respectively, IN and REF in Fig. 2), thus rejecting the noise of the synthesizer (Rohde & Swartz SMA-100) that is in common mode. The phasemeter accepts different frequencies by sampling the input waveforms and retrieving their phase with respect to internal numerical controlled oscillators that, in turn, are tuned to the two input frequencies, respectively. Then, the REF phase is scaled to the IN frequency and subtracted to the IN phase. In this manner, the residual phase noise of the PLL is directly retrieved. The noise of the common-mode signal has a negligible effect to the measure since its phase noise is lower than the PLL noise for Fourier frequencies higher than 2 Hz [29]. For lower frequencies, it is rejected thanks to the common-mode rejection ratio of the phasemeter $(>10^4)$.

Although Red-Pitaya does not feature a dedicated connector for an external clock, the printed circuit board is predisposed for accepting it. Thus, hardware modifications were performed for providing the external reference (PLL input) through one of the extension connectors.

It is expected that the intrinsic noise of the FPGA (input and output stages) does not limit the PLL output stability. However, the phase noise of the FPGA has been evaluated and measured by bypassing the PLL.

III. RESULTS

The objective is to characterize the PLL noise, in particular, its residual frequency stability when it generates the timebase of the digital system (FPGA, ADCs, and DACs) from a high-performance external reference. For this reason, the PLL

 TABLE I

 PLL CONFIGURATION FOR OBTAINING 125 MHz AS OUTPUT FREQUENCY

 (ν_o) FROM DIFFERENT INPUT FREQUENCY VALUES (ν_i)

ν_i [MHz]	M	Ο
10	50	4
20	50	8
40	25	8
80	11	7
100	10	8
125	8	8
160	7	9

Phase Noise Comparison at 125 MHz, P_i = 10 dBm = 10 MHz 40 = 100 MHz Spectral Density [dBrad²/Hz] 20 On board guartz FPGA Residual Noise 0 20 40 -60 -80 -100 -120 -140 10-2 10 102 10 10 Frequency [Hz] (a) Frequency Stability Comparison, P_i = 10 dBm 10 Allan deviation $\sigma_{\rm v}^{}(au)$ $-\nu_{\rm c} = 10 \, {\rm MHz}$ 10-1 $-\nu_{i} = 100 \text{ MHz}$ On board guartz PGA Residual Noise 10 10-14 10-16 10⁻¹ 100 10^{1} 10 10³ τ [S] (b)

Fig. 3. Noise comparison between the Red-Pitaya on board quartz (violet) and the PLL driven by 10 MHz (blue) and 100 MHz (red). The residual noise of the FPGA (green) is negligible and does not affect the measure of the PLL. (a) Phase noise spectrum. (b) Residual frequency stability. Measurement bandwidth (f_H) set at 5 Hz.

output is fixed to 125 MHz that is the system clock of Red-Pitaya. The PLL is configured for having the highest possible frequency at the input of the PFD (D = 1) and the VCO is set for delivering a frequency close to 1 GHz for almost all the measurements. The different PLL configurations used for the experiments are reported in Table I. Except when otherwise specified, the input power is set at 10 dBm ($V_i = 1$ V).

The results of the phase noise characterization, reported here, are focused on the flicker region since the performance at frequency offsets close to the carrier is of particular interest for time and frequency applications.

In the first experiment, we quantify the improvement that can be achieved by using an external reference. Fig. 3 shows the comparison of the phase PSD (a) and the Allan deviation (b) of the on-board crystal oscillator (violet) with the residual



Fig. 4. PLL phase noise. The input SR is swept by increasing P_i in factors of two for two input carrier frequencies: 10 and 100 MHz. (a) $v_i = 10$ MHz. (b) $v_i = 100$ MHz.

phase noise of the PLL driven by 10 MHz (blue) and 100 MHz (red) and with the residual noise of the FPGA (green).

The phase noise at 1 Hz improves with respect to the on-board oscillator from -30 to -70, -78, and -86 dBrad²/Hz for the 10-MHz and 100-MHz PLL inputs, and the FPGA (no PLL), respectively. Similarly, the Allan deviation improved by 2 to 3 orders of magnitude at 1 s and by 7 to 8 orders of magnitude at 4000 s. This means, in case the PLL is locked to 10 MHz (the most diffused and, at the same time, the worst case), a residual frequency stability of 1.2×10^{-12} and 1.3×10^{-15} at 1 and 4000 s, respectively. The frequency error of Red-Pitaya oscillator is reduced by 10 orders of magnitude, from 50 ppm to few parts in 10^{-15} .

In the two experiments reported in the following, the input SR is changed by acting on the input power and on the carrier frequency independently.

First, it is assessed the performance of the PLL with respect to the input power P_i . It is done by increasing P_i in factors of two, for two input frequencies: 10 and 100 MHz. At $v_i = 10$ MHz [Fig. 4(a)], the flicker phase noise of the PLL scales inversely with the input power $(\sim 1/V_i^2)$ and this indicates that the additive noise of the input stage dominates. By using (5), we infer that $\sqrt{h_{-1}} = 25 \ \mu$ V. By contrast, for $v_i = 100$ MHz [Fig. 4(b)], the noise is independent of the input power because of a significantly higher SR. It suggests



Fig. 5. PLL phase noise. The input SR is swept by changing v_i in powers of two at a fixed amplitude. (a) Behavior of the parameter b_{-1} with respect to the input frequency and reported at the PLL output. (b) Canonical form of b_{-1} . Phase noise reported at PLL input. (c) Phase noise PSD of PLL output.

TABLE II		
PLL NOISE PARAMETERS	s	

Parameter	Square Root Value PLL Zynq 7010
$h_{-1} = \frac{\nu_i^2 V_i^2}{\nu_o^2} b_{-1}, \ \nu_i < \nu_c^a$	$\sqrt{h_{-1}}=25\mu V$
$k_{-1} = \frac{1}{4\pi^2 \nu_o^2} b_{-1}, \nu_i > \nu_c$	$\sqrt{k_{-1}} = 160\mathrm{fs}$
$^{a}\nu_{c}=rac{1}{2\pi V_{i}}rac{\sqrt{\mathbf{h}_{-1}}}{\sqrt{\mathbf{k}_{-1}}}$	

that at higher frequencies, the noise is dominated by the time fluctuations of the PLL delay, and therefore, from (6), we can estimate the flicker component of x(t) that is $\sqrt{k_{-1}} = 160$ fs.

Finally, the input carrier frequency v_i is changed in powers of two at a fixed input power ($V_i = 1$ V). The PSD of the PLL output phase noise is reported in Fig. 5(c). At low v_i , the noise improves by increasing the input frequency, according to (5), since the noise is dominated by the additive noise of the PLL input stage. Then, an asymptotic value is reached when the noise is dominated by the time noise according to (6). The crossover frequency, $v_c = (1/2\pi V_i)(\sqrt{h_{-1}}/\sqrt{k_{-1}})$, is 25 MHz for $V_i = 1$ V that corresponds to a SR of 156 V/ μ s. Fig. 5(a) depicts the behavior of the parameter b_{-1} with respect to the input frequency. Such a parameter describes the flicker phase noise of the PLL induced by the voltage noise and time noise. The canonical form of b_{-1} [28] is observed when the noise is reported at the PLL input [Fig. 5(b)].

Table II reports the parameters, $\sqrt{h_{-1}}$ and $\sqrt{k_{-1}}$, obtained from the phase noise spectra by using the noise model stated

in (5) and (6). With this information, the phase noise effects of the PLL under different operating conditions can be predicted.

For instance, if the PLL is used to generate 250 MHz from a 10-MHz reference with $V_i = 1$ V, the flicker phase noise will be $b_{-1} = -64$ dBrad². If, instead of the 10 MHz, a reference of 100 MHz is used, the flicker will be $b_{-1} = -72$ dBrad². Then, the proper reference may be selected according to the application requirements. Although this noise cannot be considered the state of the art for what concerns frequency synthesis, it is adequate for many applications that, in turn, can take advantages of having a synthesizer embedded directly in the digital system.

IV. CONCLUSION

We have characterized the internal PLL of Red-Pitaya platform for what concerns the aspects of interest for time and frequency metrology. The two noise contributions, n(t) and x(t), were discriminated by independently sweeping the input power and carrier frequency and were quantified in $\sqrt{h_{-1}} = 25 \ \mu V$ and $\sqrt{k_{-1}} = 160$ fs, respectively. Best performance, in terms of phase noise, can be achieved when the SR of the PLL reference is higher than 156 V/ μ s, because the contribution of the input-stage threshold becomes negligible with respect to the time fluctuations of the PLL path.

The method presented here is general and can be applied to other PLLs, like the one embedded into the Cyclone III and whose noise was measured in [28]. In that case, this method returns $\sqrt{h_{-1}} = 13 \ \mu\text{V}$ and $\sqrt{k_{-1}} = 140$ fs. By considering these parameters, we observe that the time noise is very similar in the two PLLs, while the voltage noise is lower by a factor two in the Cyclone III.

To conclude, the internal PLL is a flexible solution whose frequency stability, 1.2×10^{-12} at 1 s for a 10-MHz reference ($f_H = 5$ Hz), is suitable for most time and frequency applications. One remarkable example is represented by the frequency dissemination over fiber links. Optical fiber links have been demonstrated to reach frequency stability levels lower than 10^{-17} at 1 s [30]. Due to the leverage between RF and optical frequencies, the limitation set by the PLL is expected to be at a level below 10^{-18} at 1 s.

REFERENCES

- [1] J. Mitola, III, Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering. New York, NY, USA: Wiley, 2000.
- [2] C. E. Calosso, "Tracking DDS in time and frequency metrology," in Proc. Joint Eur. Freq. Time Forum Int. Freq. Control Symp. (EFTF/IFC), Prague, Czech, Jul. 2013, pp. 747–749.
- [3] K. Mochizuki, M. Uchino, and T. Morikawa, "Frequency-stability measurement system using high-speed ADCs and digital signal processing," *IEEE Trans. Instrum. Meas.*, vol. 56, no. 5, pp. 1887–1893, Oct. 2017.
- [4] M. Kazda, V. Gerginov, N. Huntemann, B. Lipphardt, and S. Weyers, "Phase analysis for frequency standards in the microwave and optical domains," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 63, no. 7, pp. 970–974, Jul. 2016.
- [5] C. E. Calosso *et al.*, "Tracking DDS for coherent optical links," in *Proc. Joint Eur. Freq. Time Forum Int. Freq. Control Symp. (EFTF/IFC)*, Prague, Czech Republic, Jul. 2013, pp. 885–888.
- [6] J. A. Sherman and R. Jördens, "Oscillator metrology with software defined radio," *Rev. Sci. Instrum.*, vol. 87, no. 5, p. 054711, 2016.
- [7] R. A. R. Picone, S. Davis, C. Devine, J. L. Garbini, and J. A. Sidles, "Instrumentation and control of harmonic oscillators via a single-board microprocessor-FPGA device," *Rev. Sci. Instrum.*, vol. 88, no. 4, p. 045108, 2017.

- [8] A. Tourigny-Plante, V. Michaud-Belleau, N. B. Hébert, H. Bergeron, J. Genest, and J.-D. Deschênes, "An open and flexible digital phaselocked loop for optical metrology," *Rev. Sci. Instrum.*, vol. 89, no. 9, p. 093103, 2018.
- [9] C. Liu *et al.*, "Laser driving and data processing concept for mobile trace gas sensing: Design and implementation," *Rev. Sci. Instrum.*, vol. 89, no. 6, p. 065107, 2018.
- [10] A. Bourjilat, D. Kourtiche, F. Sarry, and M. Nadi, "Interdigitated electrode biosensor for DNA sequences detection," in *Proc. 27th Int. Conf. Microelectron. (ICM)*, Casablanca, Morocco, Dec. 2015, pp. 20–23.
- [11] Z. Xu *et al.*, "Development of a portable electrical impedance tomography system for biomedical applications," *IEEE Sensors J.*, vol. 18, no. 19, pp. 8117–8124, Oct. 2018.
- [12] A. Hommes, A. Shoykhetbrod, T. Geibig, and P. Knott, "RAWIS support radar," in *Proc. 18th Int. Radar Symp. (IRS)*, Prague, Czech Republic, Jun. 2017, pp. 1–7.
- [13] B. Talavera and D. Cazar, "Development of a testing environment for particle detectors used by the LAGO project," in *Proc. IEEE 2nd Ecuador Tech. Chapters Meeting (ETCM)*, Salinas, Ecuador, Oct. 2017, pp. 1–6.
- [14] C. J. García-Orellana, M. Macías-Macías, H. González-Velasco, A. García-Manso, and R. Gallardo-Caballero, "Remote laboratory experiments of Analog Electronics based on 'RedPitaya," in *Proc. Technol. Appl. Electron. Teach. (TAEE)*, Seville, Spai, Jun. 2016, pp. 1–7.
- [15] S. M. Foreman, K. W. Holman, D. D. Hudson, D. J. Jones, and J. Ye, "Remote transfer of ultrastable frequency references via fiber networks," *Rev. Sci. Instrum.*, vol. 78, no. 2, p. 021101, Feb. 2007.
- [16] J. Grotti *et al.* (May 2017). "Geodesy and metrology with a transportable optical clock." [Online]. Available: https://arxiv.org/abs/1705.04089
- [17] C. Clivati et al., "A VLBI experiment using a remote atomic clock via a coherent fibre link," Sci. Rep., vol. 7, Feb. 2017, Art. no. 40992.
- [18] C. Lisdat *et al.*, "A clock network for geodesy and fundamental science," *Nature Commun.*, vol. 7, Aug. 2016, Art. no. 12443.
- [19] V. F. Kroupa, "Noise properties of PLL systems," *IEEE Trans. Commun.*, vol. COMM-30, no. 10, pp. 2244–2252, Oct. 1982.
- [20] A. Demir, "Computing timing jitter from phase noise spectra for oscillators and phase-locked loops with white and 1/f noise," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 9, pp. 1869–1884, Sep. 2006.
- [21] A. Boyer, S. B. Dhia, B. Li, C. Lemoine, and B. Vrignon, "Prediction of long-term immunity of a phase-locked loop," J. Electron. Test., vol. 28, no. 6, pp. 791–802, 2012.
- [22] A. Mehrotra, "Noise analysis of phase-locked loops," in Proc. IEEE/ACM Int. Conf. Comput. Aided Design Dig. Tech. Papers, San Jose, CA, USA, Nov. 2000, pp. 277–282.
- [23] M.-T. Hsieh, J. Welch, and G. E. Sobelman, "PLL performance comparison with application to spread spectrum clock generator design," *Analog Integr. Circuits Signal Process.*, vol. 63, no. 2, pp. 197–216, May 2010.
- [24] F. Lei and M. H. White, "A study of the low frequency noise (LFN) in reference injected phase locked loops (PLL-RI)," in *Proc. IEEE Dallas Circuits Syst. Conf. (DCAS)*, Arlington, TX, USA, Oct. 2016, pp. 1–4.
- [25] M. Rizzi, M. Lipinski, P. Ferrari, S. Rinaldi, and A. Flammini, "White rabbit clock synchronization: Ultimate limits on close-in phase noise and short-term stability due to FPGA implementation," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 65, no. 9, pp. 1726–1737, Sep. 2018.
- [26] Xilinx Inc. (2018). 7 Series FPGAs Clocking Resources. [Online]. Available: https://www.xilinx.com/support/documentation/user_guides/ ug472_7Series_Clocking.pdf
- [27] Analog Devices Inc. (2009). Fundamentals of Phase Locked Loops (PLLs), MT-086 Tutorial. [Online]. Available: http://www.analog. com/media/ru/training-seminars/tutorials/MT-086.pdf
- [28] C. E. Calosso and E. Rubiola. (2016). "Phase noise and jitter in digital electronics." [Online]. Available: https://arxiv.org/abs/1701.00094
- [29] Rohde & Schwarz. (2013). R&S SMA100A Signal Generator Specifications. [Online]. Available: https://cdn.rohde-schwarz.com/pws/dl_ downloads/dl_common_library/dl_brochures_and_datasheets/pdf_ 1/SMA100A_dat-sw_en_5213-6412-22_v0700.pdf
- [30] K. Predehl *et al.*, "A 920-kilometer optical fiber link for frequency metrology at the 19th decimal place," *Science*, vol. 336, no. 6080, pp. 441–444, Apr. 2012.

Andrea Carolina Cárdenas-Olaya was born in Zipaquirá, Colombia, in 1984. She received the Ph.D. degree in electronic engineering from the Polytechnic University of Turin, Turin, Italy, in 2017, and the Ph.D. degree in engineering sciences from the University of Bourgogne and Franche-Comté, Besançon, France, in 2018 (cotutelle agreement), with a focus on digital instrumentation for the measurement of high spectral purity signals.

She is currently with the Istituto Nazionale di Ricerca Metrologica (INRiM), Turin. Her research interests are focused on digital electronics for time and frequency applications.

Claudio Eligio Calosso was born in Asti, Italy, in 1973. He received the Ph.D. degree in communication and electronic engineering from the Polytechnic of Turin, Turin, Italy, in 2002.

He joined IEN, Turin, in 2002. He is currently a Permanent Researcher with INRIM, Turin, where he develops low noise digital electronics for time and frequency applications. His activities include primary frequency standards, vapor cells clocks, frequency dissemination over fiber links, phasemeters, frequency division and synthesis, and recently, real-time time scale generation. He is also interested in signal analysis, with a particular attention to the role of aliasing in time interval counters and two-sample variances.

Jean-Michel Friedt received the Ph.D. degree in 2000, after working on biosensors and scanning probe microscopy.

Following the development of passive wireless transducers acting as cooperative targets for short range radar systems with the SENSeOR company, he joined the University of Franche-Comté, Besançon, France, in 2014, as an Associate Professor, with a teaching and research activity, including digital signal processing of radio frequency signals and software-defined radio, both for wireless communication, and flexible, stable, and reconfigurable instrumentation development.

Salvatore Micalizio received the degree in physics from the University of Turin, Turin, Italy, and the Ph.D. degree in metrology from the Politecnico of Turin, Turin, in 2002. His research activity was focused on the development of a maser based on the Coherent Population Trapping phenomenon.

He is currently with the Physics Metrology Division, Istituto Nazionale di Ricerca Metrologica, Turin. His research activity is mainly devoted to theoretical studies of the physics of vapor-cell clocks. In particular, he contributed to the development of a rubidium maser based on the coherent population trapping phenomenon and of a pulsed optically pumped clock. He was responsible for several contracts funded by the Italian Space Agency, the European Space Agency, and the European Metrological Research Programme.

Enrico Rubiola photograph and biography not available at the time of publication.