





2014 IFCS, Taipei, Taiwan, 19–22 May 2014

# Phase Noise and Jitter in Digital Electronic Components

Claudio E. Calosso<sup>7</sup> and Enrico Rubiola<sup>3</sup>

▼ INRIM, Torino, Italy
■ CNRS FEMTO-ST Institute, Besancon, France

### Outline

- Noise mechanisms
- Phase noise in selected devices
- Some facts related to phase and noise
- Phase noise in microwave devices

#### home page http://rubiola.org

### Motivations

- Low-noise frequency synthesis
  - Started with the Λ dividers on a CPLD (10 phases)
    - Successful, and ridiculously simple
  - Hoped a 1 GHz -> 5 MHz divider (200 phases) on FPGA kills the noise, and compete with the analog dividers
    - No way!
- The world goes digital
  - IC manufacturers / users only care about total jitter
  - We all want
    - Phase noise,
    - ADEV
    - Stability of the delay

# Noise Mechanisms

### Phase and phase-time

#### random phase



You may be more familiar to  $\sigma_y^2(\tau) = h_0/2\tau + 2\ln(2)h_{-1}$ 

### Phase noise in the input stage



### **Threshold-noise measurement**





- Keep the logic at the threshold, where it shows analog gain
- Measure the voltage (current) fluctuation needed to stabilise at the threshold
- Works only on simple (old) circuits
- Threshold-mismatched cascade -> gain not accessible
- FPGAs complexity make the analog gain inaccessible

# Internal delay fluctuation

### x-type noise



- The internal delay fluctuates by an amount x(t)
- This has nothing to do with the threshold and to the frequency – if any

### Full noise mechanism



- The φ-type noise noise may show up or not, depending on input noise and SR
- At the comparator out, the edges attain full SR and bandwidth of the technology
- Complex distribution -> independent fluctuations add up  $x(t) = \sum_{i} x_i(t)$  and  $\langle x^2(t) \rangle = \sum_{i} \langle x_i^2(t) \rangle$

### Aliasing mechanism





#### Flicker and slow noise types

- Too low power at high frequency
- No aliasing

#### White noise

- The variance σ<sup>2</sup> is independent of frequency
- Parseval theorem applies  $\sigma^2 = b_0 B = b_0 v_0$
- Aliasing -> higher phase noise at lower carrier frequency

### Summary of the noise types



# Phase Noise in Selected Devices

11

Measurements are performed with the Symmetricom (Microsemi) DS 5125 and 5120 dual-channel phase meter

### MAX 3000 CPLD [300 nm] (1)



- Flicker region –> Negligible aliasing
- The Π divider is still not well explained
- The  $\Lambda$  divider exhibits low 1/f and low white noise

## MAX 3000 CPLD [300 nm] (2)

13



• Slope  $1/\tau$ , typical of white and flicker PM noise

• The  $\Lambda$  divider performs  $2 \times 10^{-14}$  at  $\tau = 1$  s, 10 MHz output

### Max V CPLD [180 mn]



Two lambda dividers

- output-to-output and common clock,
- low f, emphasizes the 1/f noise
- Same, only output-tooutput and common clock

### Max V CPLD [180 nm]

![](_page_14_Figure_1.jpeg)

- Two lambda dividers
  - output-to-output and common clock,
  - low f, emphasizes the 1/f noise
- Clock, difference between the two outputs

### Cyclone A divider [90 nm]

![](_page_15_Figure_1.jpeg)

### Cyclone II Clock Buffer [90 nm]

![](_page_16_Figure_1.jpeg)

### Cyclone III Clock Buffer

![](_page_17_Figure_1.jpeg)

#### Flicker

- High v<sub>0</sub> -> scales as v<sub>0</sub> (x-type)
- Low v<sub>0</sub>
  - tends to  $\phi$ -type
  - bumps 0.1–10 Hz

#### White

 Aliasing shows up at low v<sub>0</sub>

### Zynq (28 nm), Λ divider

![](_page_18_Figure_1.jpeg)

### 74S140 – Old TTL 50 $\Omega$ driver

![](_page_19_Figure_1.jpeg)

### Flicker coefficient b-1

![](_page_20_Figure_1.jpeg)

# Some Facts Related to Phase and Noise

### Cyclone III, voltage supply

![](_page_22_Figure_1.jpeg)

All but one low-noise voltage supplies
The noise is critical only in the core supply

### Input Chatter (1/3)

![](_page_23_Figure_1.jpeg)

Chatter occurs when the RMS Slew Rate of noise exceeds the slew rate of the pure signal

#### **Pure signal**

$$x(t) = V_0 \cos(2\pi\nu_0 t)$$

 $SR = 2\pi\nu_0 V_0$ 

#### Wide band noise

$$\left< \text{SR}^2 \right> = 4\pi^2 \int_0^B f^2 S_V(f) \, df$$
$$= \frac{4\pi^2}{3} \sigma_V^2 B^2 \quad \text{(rms)}$$

24

#### **Chatter threshold**

$$\nu_0^2 = \frac{1}{3} \; \frac{S_v B^3}{V_0^2}$$

With high-speed devices, chatter can occur at unexpectedly high frequencies

#### Example

- 200 mVp signal
- 10 nV/√Hz noise
- 1 GHz max -> 3 GHz noise BW
- Chatter threshold v = 4.7 MHz

### Simulation of Chatter (2/3)

![](_page_24_Figure_1.jpeg)

 $\mathbf{v}_0 = \mathbf{1} \mathbf{Hz},$  $V_0 = 1 V_{peak}$  $\sqrt{\langle v_0^2 \rangle} = 10 \text{ mV}$ rms noise **Noise BW** increases in

**De-normalize for** your needs

### Input chatter – Example (3/3)

Fairly good agreement with theory

![](_page_25_Figure_2.jpeg)

![](_page_25_Figure_3.jpeg)

#### **Experiment**

- Cyclone III FPGA
- Estimated noise 10 nV/√Hz

26

- Estimated BW 2 GHz
- $2V_0 = 100 \text{ mV}_{pp}$  $v_0 = 4.7 \text{ MHz}$

 $2V_0 = 200 \text{ mV}_{pp}$  $v_0 = 4.7 \text{ MHz}$ 

Asymmetry shows up Explanation takes a detailed electrical model, which we have not

## **Cyclone III Internal PLL (1/3)**

27

![](_page_26_Figure_1.jpeg)

A Λ divider (inside the FPGA) enables the measurement

- The divider noise is low enough
- A trick to work at low frequency

### Cyclone III Internal PLL (2/3)

![](_page_27_Figure_1.jpeg)

PLL used as a multiplier

28

**10 MHz input** 

N x 10 MHz out

Stability 1.5x10–12 @ 1 s (f<sub>H</sub> = 500 Hz)

- 1/f phase noise is dominant
- Scales as xN<sup>2</sup> -> gear work

### Cyclone III Internal PLL (3/3)

![](_page_28_Figure_1.jpeg)

• x-type 220 fs/√Hz @ 1 Hz

PLL used as a buffer

29

Same frequency at input and output

Crossover between phi-type and x-type at 20 MHz

### Thermal effects (1/3)

### **Principle**

- FPGA dissipation change  $\Delta P$  by acting on frequency
- Energy  $\mathbf{E} = \mathbf{C}\mathbf{V}^2$  dissipated by the gate capacitor in a cycle

### Conditions

- Cyclone III used as a clock buffer
- Environment temperature fluctuations are filtered out with a small blanket (necessary)
- Two separate measurements (phase meter and counter) -> trusted result

### **Outcome** (Left to right)

- (1) Thermal transient, due to the change of the FPGA dissipation
- (2) Overall effect of  $\Delta P$
- (3) Slow thermal drift, due to the environment

![](_page_29_Figure_12.jpeg)

![](_page_30_Figure_0.jpeg)

Warning: In real applications, other parts of the same FPGA impact on the temperature, thus on phase – drift is possible

### Thermal effects (3/3)

![](_page_31_Figure_1.jpeg)

# Phase Noise in Microwave Dividers

### **NB7L32M ÷2 µwave divider** 10 GHz ÷ 2 = 5 GHz Method

![](_page_33_Figure_1.jpeg)

- Compare two dividers
- Use 5.01 GHz as a common oscillator, and beat

- Digital PM noise measurement at 10 MHz
- O-I: Two equal dividers
- O-O: Two outputs of the same divider
- Shown: spectrum of one divider

### NB7L32M ÷2 µwave divider

Phase noise vs input frequency

![](_page_34_Figure_2.jpeg)

### NB7L32M ÷2 µwave divider

Works fairy well even at low input power (useful)

![](_page_35_Figure_2.jpeg)

### Notes

- At –16 dBm the white noise increases by 3 dB
- The critical power where (b<sub>0</sub>)<sub>φ</sub> = (b<sub>0</sub>)<sub>x</sub> is –16 dBm
- Hence

   (b<sub>0</sub>)<sub>x-type</sub> ≈ -140 dB

# **NBSG53A SiGe** ÷2 µwave divider

![](_page_36_Figure_1.jpeg)

### Method

- Use 5.01 (2.51) GHz as a pivot oscillator, and mixers
- Digital PM noise measurement at 10 MHz
- One divider shown

1/f -> pure gearbox model (as expected)

White -> aliased gearbox model (as expected)
 Debugged:
 \_97.5 and \_137\* Likely, 1 dB discrepancy in w and 1/f (mixer response)

# **NBSG53A SiGe** ÷2 µwave divider

![](_page_37_Figure_1.jpeg)

More noise and less tolerance to low power

# **NBSG53A SiGe ÷2 µwave divider**

**Output vs Output gives info about the output stage** 

![](_page_38_Figure_2.jpeg)

The problem seems in the gear box, rather in the output stage

### Hittite HMC-C040, ÷10 divider

![](_page_39_Figure_1.jpeg)

### **Microwave dividers compared**

	10 GHz ÷2	5 GHz ÷2	2.5 GHz ÷2	lower	
NB7L32M	-100	-109	-109	-109	600 MHz 1.2 GHz ÷2
NBSG53A	97.5	-103.5		-104	800 MHz 1.6 GHz ÷2
HMC-C040				-113	<b>1 GHz</b> 10 GHz ÷10
HMC705LP4		1       1		-121	<b>0.5 GHz</b> 2.5 GHz ÷5

### Conclusions

- Two main noise types, x-type and  $\varphi$ -type
  - Observed on a few logic devices and gate arrays
  - Also in microwave dividers
- The 1/Volume law describes 1/f (few cases)
- Other effects (chatter, temperature, etc.)
- The choice of devices is independent of this work
   No expressed/implied endorsement on these device

#### • Funds

- ANR Oscillator IMP and First-TF
- Region Franche Comte
- EMRP Project IND 55 Mclocks

A special thanks to all members of the Go Digital working group, at FEMTO-ST and INRIM

All slides {are | will be} on my home page

http://rubiola.org